

**AS**  
**COMPUTER SCIENCE**  
**7516/2**

Paper 2

---

**Mark scheme**

June 2020

---

Version: 1.1 Final



Mark schemes are prepared by the Lead Assessment Writer and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation events which all associates participate in and is the scheme which was used by them in this examination. The standardisation process ensures that the mark scheme covers the students' responses to questions and that every associate understands and applies it in the same correct way. As preparation for standardisation each associate analyses a number of students' scripts. Alternative answers not already covered by the mark scheme are discussed and legislated for. If, after the standardisation process, associates encounter unusual answers which have not been raised they are required to refer these to the Lead Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of students' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this mark scheme are available from [aqa.org.uk](http://aqa.org.uk)

#### **Copyright information**

AQA retains the copyright on all its publications. However, registered schools/colleges for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to schools/colleges to photocopy any material that is acknowledged to a third party even for internal use within the centre.

Copyright © 2020 AQA and its licensors. All rights reserved.

## Level of response marking instructions

Level of response mark schemes are broken down into levels, each of which has a descriptor. The descriptor for the level shows the average performance for the level. There are marks in each level.

Before you apply the mark scheme to a student's answer read through the answer and annotate it (as instructed) to show the qualities that are being looked for. You can then apply the mark scheme.

### Step 1 Determine a level

Start at the lowest level of the mark scheme and use it as a ladder to see whether the answer meets the descriptor for that level. The descriptor for the level indicates the different qualities that might be seen in the student's answer for that level. If it meets the lowest level then go to the next one and decide if it meets this level, and so on, until you have a match between the level descriptor and the answer. With practice and familiarity you will find that for better answers you will be able to quickly skip through the lower levels of the mark scheme.

When assigning a level you should look at the overall quality of the answer and not look to pick holes in small and specific parts of the answer where the student has not performed quite as well as the rest. If the answer covers different aspects of different levels of the mark scheme you should use a best fit approach for defining the level and then use the variability of the response to help decide the mark within the level, ie if the response is predominantly level 3 with a small amount of level 4 material it would be placed in level 3 but be awarded a mark near the top of the level because of the level 4 content.

### Step 2 Determine a mark

Once you have assigned a level you need to decide on the mark. The descriptors on how to allocate marks can help with this. The exemplar materials used during standardisation will help. There will be an answer in the standardising materials which will correspond with each level of the mark scheme. This answer will have been awarded a mark by the Lead Examiner. You can compare the student's answer with the example to determine if it is the same standard, better or worse than the example. You can then use this to allocate a mark for the answer based on the Lead Examiner's mark on the example.

You may well need to read back through the answer as you apply the mark scheme to clarify points and assure yourself that the level and the mark are appropriate.

Indicative content in the mark scheme is provided as a guide for examiners. It is not intended to be exhaustive and you must credit other valid points. Students do not have to cover all of the points mentioned in the Indicative content to reach the highest level of the mark scheme.

An answer which contains nothing of relevance to the question must be awarded no marks.

To Examiners:

- **When to award '0' (zero) or '-' (hyphen) when inputting marks on CMI+**

A mark of 0 should be awarded where a candidate has attempted a question but failed to write anything creditworthy.

Insert a hyphen when a candidate has not attempted a question, so that eventually the Principal Examiner will be able to distinguish between the two (not attempted/nothing creditworthy) in any statistics.

- This mark scheme contains the correct responses which we believe that candidates are most likely to give. Other valid responses are possible to some questions and should be credited. Examiners should refer responses that are not covered by the mark scheme, but which they deem creditworthy, to a **Team Leader**.

The following annotation is used in the mark scheme:

- ;
  - //
  - /
  - A.
  - R.
  - NE.
  - I.
  - DPT.
- means a single mark
  - means an alternative response
  - means an alternative word or sub-phrase
  - means acceptable creditworthy answer
  - means reject answer as not creditworthy
  - means not enough
  - means ignore
  - means "Don't penalise twice". In some questions a specific error made by a candidate, if repeated, could result in the loss of more than one mark. The **DPT** label indicates that this mistake should only result in a candidate losing one mark, on the first occasion that the error is made. Provided that the answer remains understandable, subsequent marks should be awarded as if the error was not being repeated.

Examiners are required to assign each of the candidate's responses to the most appropriate level according to **its overall quality**, and then allocate a single mark within the level. When deciding upon a mark in a level examiners should bear in mind the relative weightings of the assessment objectives.

eg

In the following questions the marks available are as follows:

**Question 06.5 (max 8 marks)**

AO1 (knowledge) – 4 marks

AO1 (understanding) – 4 marks

**Question 08.2 (max 4 marks)**

AO1 (understanding) – 2 marks

AO2 (analyse) – 2 marks

Where a candidate's answer only reflects one element of the AO, the maximum mark they can receive will be restricted accordingly.

Qu		Marks	
01	1	<b>Mark is for AO2 (apply)</b>  3159;	1
01	2	<b>Mark is for AO2 (apply)</b>  $2^{16} / 65\,536$ ;	1
01	3	<b>Mark is for AO2 (analyse)</b>  C;	1
01	4	<b>2 marks are for AO1 (knowledge)</b>  Consists of a digit calculated (using an algorithm); from the other digits/letters (in the input sequence);  <b>A.</b> Answer by example.	2

02	1	<p><b>2 marks are for AO2 (apply)</b></p> <p>Mark as follows:</p> <p><b>1 mark</b> for any relevant working out such as multiplying one number on a bit-wise basis by the other <b>or</b> summing the results of (incorrect) bitwise multiplications:</p> <pre> 10110100   101101 </pre> <p><b>1 mark</b> for final answer:</p> <pre> 11100001 </pre> <p><b>Alternative Method</b></p> <pre> 10100000   101000     10100       101 </pre> <p><b>MAX 2</b>  <b>MAX 1 if no working is shown</b></p>	2
02	2	<p><b>2 marks are for AO2 (apply)</b></p> <pre> 110;01011; </pre>	2


03	1	<b>3 marks are for AO1 (understanding)</b>  (Analogue signal) sampled at fixed/regular time intervals; <b>R.</b> Amplitude/Voltage of signal/wave (at each sample point) measured; Measurement coded into a fixed number of bits // coded in binary;	3
03	2	<b>2 marks for AO2 (apply)</b>  $48\,000\text{ (Hz)} // 34.56 * 1000 * 1000 * 8 / 16 / 360;;$  <b>A.</b> 48 kHz;; <b>NE.</b> 48  If final answer is incorrect then award 1 mark for working for one of: <ul style="list-style-type: none"> <li>• calculating recording size in bits: <math>34.56 * 1000 * 1000 * 8</math></li> <li>• showing recording size in bits: 276 480 000</li> <li>• dividing (<b>A.</b> incorrect) recording size in bits by 16 and 360</li> </ul> <b>Note:</b> Award 2 marks if correct answer given regardless of working.  <b>Max 1</b> if final answer is incorrect.	2
03	3	<b>2 marks for AO1 (knowledge)</b>  You must sample at a rate that is at least double; the highest frequency (component) in the original sound;	2




04		<p><b>2 marks are for AO2 (analyse)</b></p> <p>The student has used the number of colours (4) instead of the colour depth/number of bits per pixel (2);</p> <p>The correct minimum file size is 40 bytes;</p>	2
----	--	---	---

05	1	<div>Mark is for AO1 (knowledge)</div> <table><tr><th>A</th><th>B</th><th>A NAND B</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	A NAND B	0	0	1	0	1	1	1	0	1	1	1	0	1
A	B	A NAND B																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
05	2	<div>3 marks are for AO2 (apply)</div> <div>1 mark for getting Part 1 or Part 2 correct on any of the three diagrams.</div> <div>1 mark for getting corresponding Part 1 or Part 2 correct on the same diagram.</div> <div>1 mark for getting corresponding Part 3 correct on the same diagram.</div> <div>MAX 2 if not fully correct</div> <div>Mark response against diagram that will give the highest mark.</div> <div>Mark point 3 can only be awarded if at least one other mark point has been awarded.</div> <div>di</div> <div>Alternative Diagram 1</div> <div><pre>graph LR; A((A)) --- J1(( )); B((B)) --- J2(( )); J1 --- NOT1[1]; J1 --- AND2[2]; J2 --- AND2; J2 --- NOT3[3]; NOT1 --- AND2; AND2 --- OR3[3]; OR3 --- Q((Q));</pre></div>	3															

Alternative Diagram 2



Alternative Diagram 3



05	3	<p><b>4 marks are for AO2 (apply)</b></p> <p><b>Marking guidance for examiners</b></p> <ul style="list-style-type: none"> <li>Award marks for working out until an incorrect step has been made. If a student misses out some steps but does not make an error then continue marking.</li> <li>If, in any one step, a candidate is simplifying different parts of an expression simultaneously award all relevant marks for this multiple stage but don't award any further marks for working in any parts simplified incorrectly. Example, if the expression <math>P.P.(P+Q) + P.P.1</math> was changed to <math>P.(P+Q)+P.0</math>, the candidate would get one mark for simplifying the first part to <math>P.(P+Q)</math> and could get further marks for correctly simplifying this part of the expression further but should not be awarded marks for simplifying the incorrectly changed part <math>P.0</math> (ie to 0)</li> </ul> <p><b>Mark as follows</b></p> <p><b>1 mark</b> for final answer <math>A \cdot \bar{C}</math></p> <p><b>Max 3 marks for working:</b></p> <ul style="list-style-type: none"> <li><b>1 mark</b> for <u>each</u> application of an identity or theorem other than cancelling NOTs that produces a simpler expression.</li> <li><b>1 mark</b> for a <u>single</u> successful application of the distributive law that produces a simpler expression.</li> </ul> <p><b>Note:</b> a simpler expression is one that is logically equivalent to the original expression but uses fewer logical operators.</p> <p><b>Max 3</b> if answer is correct but any incorrect working or significant steps of working is missing.</p> <p><b>Example working (1)</b></p> $\overline{A + 0 + C \cdot A} \quad [\text{B. NOT } B = 0]$ $(A + 0) \cdot \bar{C} \cdot \bar{A} \quad [\text{Application of De Morgan's Law}]$ $(A + 0) \cdot (\bar{C} + \bar{A}) \quad [\text{Application of De Morgan's Law}]$ $A \cdot (\bar{C} + \bar{A}) \quad [A + 0 = A]$ $A \cdot \bar{C} + A \cdot \bar{A} \quad [\text{Expand brackets}]$ $A \cdot \bar{C} + 0 \quad [A \cdot \bar{A} = 0]$ $A \cdot \bar{C} \quad [A + 0 = A]$ <p><b>Example working (2)</b></p> $(A + B \cdot \bar{B}) \cdot \bar{C} \cdot \bar{A} \quad [\text{Application of De Morgan's Law}]$ $(A + 0) \cdot \bar{C} \cdot \bar{A} \quad [\text{B. NOT } B = 0]$ $A \cdot \bar{C} \cdot \bar{A} \quad [A + 0 = A]$ $A \cdot (\bar{C} + \bar{A}) \quad [\text{Application of De Morgan's Law}]$ $A \cdot \bar{C} + A \cdot \bar{A} \quad [\text{Expand brackets}]$ $A \cdot \bar{C} + 0 \quad [A \cdot \bar{A} = 0]$ $A \cdot \bar{C} \quad [A + 0 = A]$	4
----	---	---	---

06	1	<p><b>Mark is for AO1 (knowledge)</b></p> <p>A memory/storage location inside/on a processor; <b>A.</b> CPU instead of processor</p> <p><b>NE.</b> memory/storage location</p>	1
06	2	<p><b>2 marks are for AO1 (knowledge)</b></p> <p>Instructions are stored in (main) memory; Instructions are fetched, (decoded) and executed (serially) by the processor; Programs can be moved in and out of main memory;</p> <p><b>MAX 2</b></p>	2
06	3	<p><b>2 marks are for AO1 (understanding)</b></p> <p>When data/instructions are needed/fetched they have to be transferred from memory to the processor (using the data bus); (after execution) result/data may need to be transferred back to memory (using the data bus);</p> <p><b>A.</b> responses referring to I/O controllers instead of memory</p>	2
06	4	<p><b>2 marks are for AO1 (understanding)</b></p> <p><b>In the Harvard architecture:</b> Instructions and data have separate buses; Instructions and data are stored in separate memories // Instructions and data have separate memory/address spaces; <b>NE.</b> Places, locations, registers, areas of memory Instruction word size can be different to data word size // Instruction bus width can be different to data bus width; Instructions and data can be fetched simultaneously;</p> <p><b>A.</b> points made in reverse that state how the von Neumann architecture works</p> <p><b>MAX 2</b></p>	2

06	5	4 marks for AO1 (knowledge) and 4 marks for AO1 (understanding)	8												
<table><tr><th>Description</th><th>Explanation</th></tr><tr><td>Contents of the Program Counter / PC transferred to the Memory Address Register / MAR</td><td>so that the PC can be updated // to enable the memory address to be transferred along the address bus/to the memory</td></tr><tr><td>Contents of MAR placed onto address bus</td><td>so the correct location in the main memory will be accessed</td></tr><tr><td>Contents of addressed memory location/value received on data bus loaded into the Memory Buffer Register / MBR</td><td>not all fetches will be for instructions so cannot be loaded directly into Current Instruction Register / CIR // the value will only be present transiently on the bus so must be stored in a register // the MBR is used to cope with the speed difference between the processor and the main memory</td></tr><tr><td>(Contents of) PC is incremented</td><td>so that the next instruction in the sequence can be fetched</td></tr><tr><td>The contents of the MBR is copied to the CIR</td><td>so that if data is fetched/written during the execute phase it does not overwrite the instruction // because the control unit uses the instruction from the CIR</td></tr></table>				Description	Explanation	Contents of the Program Counter / PC transferred to the Memory Address Register / MAR	so that the PC can be updated // to enable the memory address to be transferred along the address bus/to the memory	Contents of MAR placed onto address bus	so the correct location in the main memory will be accessed	Contents of addressed memory location/value received on data bus loaded into the Memory Buffer Register / MBR	not all fetches will be for instructions so cannot be loaded directly into Current Instruction Register / CIR // the value will only be present transiently on the bus so must be stored in a register // the MBR is used to cope with the speed difference between the processor and the main memory	(Contents of) PC is incremented	so that the next instruction in the sequence can be fetched	The contents of the MBR is copied to the CIR	so that if data is fetched/written during the execute phase it does not overwrite the instruction // because the control unit uses the instruction from the CIR
Description	Explanation														
Contents of the Program Counter / PC transferred to the Memory Address Register / MAR	so that the PC can be updated // to enable the memory address to be transferred along the address bus/to the memory														
Contents of MAR placed onto address bus	so the correct location in the main memory will be accessed														
Contents of addressed memory location/value received on data bus loaded into the Memory Buffer Register / MBR	not all fetches will be for instructions so cannot be loaded directly into Current Instruction Register / CIR // the value will only be present transiently on the bus so must be stored in a register // the MBR is used to cope with the speed difference between the processor and the main memory														
(Contents of) PC is incremented	so that the next instruction in the sequence can be fetched														
The contents of the MBR is copied to the CIR	so that if data is fetched/written during the execute phase it does not overwrite the instruction // because the control unit uses the instruction from the CIR														
<p><b>A. Memory Data Register/MDR for Memory Buffer Register/MBR</b></p> <p><b>Max 4</b> for descriptions <b>Max 4</b> for explanations <b>Max 8</b></p>															

07	1	<p><b>4 marks for AO3 (programming)</b></p> <p><b>Example 1:</b></p> <pre> LDR R0, 100 LDR R1, 101 ADD R2, R0, R1 CMP R2, #26 BLT store SUB R2, R2, #26 store: STR R2, 102 </pre> <p><b>Example 2:</b></p> <pre> LDR R0, 100 LDR R1, 101 ADD R2, R0, R1 CMP R2, #25 BGT adjust STR R2, 102 HALT adjust: SUB R2, R2, #26 STR R2, 102 </pre> <p><b>Example 3:</b></p> <pre> LDR R0, 100 LDR R1, 101 ADD R2, R0, R1 CMP R2, #25 BGT adjust B end adjust: SUB R2, R2, #26 end: STR R2, 102 </pre> <p><b>A. Use of alternative registers</b>  <b>A. Any label name in place of store / adjust</b></p> <p><b>DPT. Use of invalid register name eg Rd</b>  <b>DPT. Use of incorrect addressing mode</b>  <b>DPT. Inclusion of invalid symbols in commands</b></p> <p><b>Programming Marks:</b>  <b>1 Mark</b> for LDR R0, 100, LDR R1, 101 and STR R2, 102  <b>1 Mark</b> for ADD R2, R0, R1  <b>1 Mark</b> for SUB R2, R2, #26  <b>1 Mark</b> for either:</p> <ul style="list-style-type: none"> <li>• CMP R2, #26, BLT store and store: aligned to a STR instruction or</li> <li>• CMP R2, #25, BGT adjust and adjust: aligned to a SUB instruction</li> </ul> <p><b>Max 3</b> if any errors.</p>	4
07	2	<p><b>Mark is for AO1 (understanding)</b></p> <p>The operand is the datum;</p>	1

--	--	--	--

07	3	<b>Mark is for AO1 (understanding)</b>  Frequency/statistical/syntactical analysis cannot provide clues to the plaintext // nothing can be learnt about the plaintext from the ciphertext;	1
----	---	--	---



08

1

9 marks are for AO2 (analyse)

9

Level of response question

Level	Description	Mark Range
3	<p>A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically structured response. The response covers a wide range of issues that are consistently explained and/or supported by examples.</p> <p>Answers may cover moral/ethical, legal and cultural arguments or examine a smaller range of arguments in depth.</p>	7–9
2	<p>A line of reasoning has been followed to produce a mostly coherent, relevant, substantiated and logically structured response that covers a range of issues that are sometimes explained and/or supported by examples.</p> <p>Answers will cover a range of arguments in some depth.</p>	4–6
1	<p>There is little evidence that a line of reasoning has been followed. The response covers a small number of issues that are generally not explained nor supported by examples.</p> <p>Answers lack range and depth.</p>	1–3

Examples could include:

Note: Some points may fit under more than one heading. These have been indicated with a #.

Moral/Ethical

- It is unethical to collect data about people without them knowing what the data is to be used for. #
- It is unethical to have residents wear a device if they don't have a full understanding of its capabilities.
- If the device is in testing, it may not be as reliable as the PERS devices.
- The observers may watch the streams for reasons other than monitoring. #
- It may not be ethical to have your actions monitored in more detail than just your essential life signs.
- Could be an invasion of privacy. #
- Who controls the data? Should a resident be able to press a button to stop the recording?
- Need to consider exactly what data should be recorded/stored. #

Legal

- Will the data be stored securely? #
- If the data is being live blogged, who will be able to see it?
- Will the data be stored in compliance with the data protection regulations?
- Who will be responsible if the devices go wrong and someone dies? #
- Will the data be shared with doctors?
- What happens if the observers see something (eg an illegal act) being carried out on the live blogger cameras? #
- How long will data be stored?

		<ul style="list-style-type: none"><li>• Can monitor staff/visitors via camera in case of abuse allegation. #</li><li>• Do visitors need to be told about cameras? #</li><li>• What happens to data when the resident dies? How long can the data be kept for?</li><li>• Can next of kin get access to data?</li><li>• Who owns the data – the company/home/residents? #</li><li>• In what country will the data be stored?</li></ul> <p><b>Cultural</b></p> <ul style="list-style-type: none"><li>• Some people from some cultures may not like being videoed (particularly without their knowledge).</li><li>• Residents may not want staff of the opposite gender viewing images of them in certain situations. #</li></ul> <p><b>Examples of points covered in depth</b></p> <table><tr><th>Issue</th><th>Explanation/Depth</th></tr><tr><td>It is unethical to collect data about people without them knowing what the data is to be used for</td><td>As it could be used for something that they do not want/agree with or make them vulnerable in some way</td></tr><tr><td>It is unethical to have residents wear devices if they don't have a full understanding of its capabilities</td><td>People cannot agree to wear something that records so much data if they do not know what it does</td></tr><tr><td>If the device is in testing, it may not be as reliable as the PERS device</td><td>System might fail or send incorrect data if there are problems</td></tr></table>	Issue	Explanation/Depth	It is unethical to collect data about people without them knowing what the data is to be used for	As it could be used for something that they do not want/agree with or make them vulnerable in some way	It is unethical to have residents wear devices if they don't have a full understanding of its capabilities	People cannot agree to wear something that records so much data if they do not know what it does	If the device is in testing, it may not be as reliable as the PERS device	System might fail or send incorrect data if there are problems	
Issue	Explanation/Depth										
It is unethical to collect data about people without them knowing what the data is to be used for	As it could be used for something that they do not want/agree with or make them vulnerable in some way										
It is unethical to have residents wear devices if they don't have a full understanding of its capabilities	People cannot agree to wear something that records so much data if they do not know what it does										
If the device is in testing, it may not be as reliable as the PERS device	System might fail or send incorrect data if there are problems										
08	2	<p><b>2 marks are for AO1 (understanding) and 2 marks are for AO2 (analyse)</b></p> <p><b>Mark as follows:</b></p> <ul style="list-style-type: none"><li>• SSDs have lower power drain; which is important as the life blogger will run on battery;</li><li>• SSDs are less likely to be damaged if dropped; which is important as the devices will be worn and carried around;</li><li>• SSDs have faster access time; which could allow more data to be stored per second (which may allow finer detail);</li><li>• SSDs are silent; which means they will not disturb the users;</li><li>• SSDs are lighter/less obtrusive/smaller; which is important for a device worn around the neck;</li><li>• SSDs produce less heat; which makes them more comfortable to wear;</li></ul> <p><b>Max 2 for advantages</b> <b>Max 2 for expansions</b></p> <p><b>Max 4 marks</b></p>	4								

09	1	<p><b>Mark is for AO1 (knowledge)</b></p> <p>Takes up less storage space; Faster transmission times; To fit within certain system restrictions (eg e-mail attachment restrictions);</p> <p><b>Max 1</b></p>	1
09	2	<p><b>Mark is for AO1 (understanding)</b></p> <p>The file can be reproduced exactly as it was originally; <b>A.</b> The quality of an image/sound/video would not be reduced.</p> <p>The original data can be fully recovered if lossless compression has been used // lossless data compression can be reversed; NE. no data is lost NE. no loss of quality The original data cannot be recovered if lossy compression has been used // lossy compression cannot be reversed // the data is degraded by lossy compression; A. redundant / less important data removed NE. data is lost NE. quality is reduced Max 1</p> <p><b>Max 1</b></p>	1
09	3	<p><b>3 marks are for AO1 (understanding)</b></p> <p>(Variable) length strings of symbols/substrings of original data are represented by single tokens; A table/dictionary is formed using the tokens as the keys/index; The strings of symbols are used as the entries;</p> <p><b>Alternative answer for LZ77</b> A sliding window of previous data is maintained; A length-distance pair is formed where each of the next <i>length</i> characters; is equal to the characters exactly <i>distance</i> behind it; in the uncompressed stream.</p>	3

10	1	<p><b>3 marks are for AO1 (understanding)</b></p> <p>A node broadcasts data (to the entire network);  All/Any nodes on the network receive/read the data;  A node examines the received data to check if it is the intended recipient;  Only one node can (successfully) transmit data at a time // Nodes use a shared transmission medium;</p> <p><b>Max 3</b></p> <p><b>If students write a detailed description covering CSMA/CD (not required for the specification) then award marks as follows:</b></p> <p>Computer monitors/listens to (data signal on cable/bus);  If (data) signal present // if cable/bus busy continue to wait;  When no (data) signal present // when cable/bus idle start to transmit;  Whilst transmitting, computer monitors cable/bus to check for collision // to check if signal is identical to what it is sending;  Collision occurs if two computers (start) sending at same time // if two packets/frames in transit at same time;  If collision detected, jamming signal/signal warning of collision sent;  To ensure other (transmitting) computers aware of problem // to stop other computers sending data;  Computer that detected collision also stops sending data;  Then waits a random period before attempting to retransmit/repeating transmission/this process again;  Period is random to reduce likelihood of collision recurring (between computers that caused collision);  If a collision occurs again then waits a longer random time before attempting to transmit again;  Use of exponential back-off algorithm to determine wait time;</p> <p><b>Max 3</b></p>	3
10	2	<p><b>Mark is for AO1 (understanding)</b></p> <p>Bit rate can be higher than baud rate if more than one bit is encoded in each signal change;</p>	1
10	3	<p><b>2 marks are for AO1 (understanding)</b></p> <p>If the number of 1s received/in the byte is even, the data is (assumed to have been) received correctly // has not been corrupted; <b>A.</b> the data is correct</p> <p>If the number of 1s received/in the byte is odd, the data has been corrupted / is incorrect;</p> <p><b>A.</b> odd/even part of second point by implication eg if student has written “is even” for the first point and then “otherwise” for the second.</p>	2

10	4	<p><b>4 marks are for AO1 (understanding)</b></p> <p>Serial transmission is cheaper; due to needing fewer wires / less complex hardware;  Serial transmission does not suffer from crosstalk; as there is only one transmission line; <b>A.</b> only one bit is transmitted at a time  Serial transmission does not suffer from data skewing; as only one bit is transmitted at a time;  Serial transmission can be used over longer distances; due to needing fewer wires / less complex hardware // as there is only one transmission line // as only one bit is transmitted at a time;</p> <p><b>Award up to 2 marks for each stated advantage and explanation of how it is achieved.</b></p> <p><b>MAX 4</b></p>	4
----	---	--	---