



GCE MARKING SCHEME

SUMMER 2017

**ELECTRONICS - ET1
1141/01**

INTRODUCTION

This marking scheme was used by WJEC for the 2017 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

GCE ELECTRONICS - ET1
SUMMER 2017 MARK SCHEME

Question			Marking detail	Marks available																																																					
1.	(a)	(i)	NAND gate <table><tr><td>B</td><td>A</td><td>Q₁</td><td>Q₂</td><td>Q₃</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table> Q₂ and Q₃ correct one mark each	B	A	Q ₁	Q ₂	Q ₃	0	0	1	0	0	0	1	1	1	0	1	0	1	1	0	1	1	0	0	1	1																												
		B		A	Q ₁	Q ₂	Q ₃																																																		
	0	0		1	0	0																																																			
	0	1		1	1	0																																																			
	1	0		1	1	0																																																			
1	1	0	0	1																																																					
(ii)	2																																																								
(b)	Q ₁ = $\overline{A.B}$ or $\overline{A} + \overline{B}$ Q ₂ = $A \oplus B$ or $A.\overline{B} + \overline{A}.B$ Q ₃ = $A.B$	1 1 1																																																							
	(c)	AND gate	1																																																						
	(d)	D ₃ to 5 V, others inputs to 0 V	1																																																						
				8																																																					
2.	(a)	<table><tr><td>C</td><td>B</td><td>A</td><td>X</td><td>Y</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>	C	B	A	X	Y	Q	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1	0	1	0	0	0	1	1	0	0	0	0	1	1	1	1	0	1	
			C	B	A	X	Y	Q																																																	
	0		0	0	0	0	0																																																		
	0		0	1	0	0	0																																																		
	0		1	0	0	1	1																																																		
0	1	1	1	1	1																																																				
1	0	0	0	0	0																																																				
1	0	1	0	0	0																																																				
1	1	0	0	0	0																																																				
1	1	1	1	0	1																																																				
(b)	(i)	One mark each correct column X, Y and Q	3																																																						
	(ii)	Correct replacement of AND with NAND Correct replacement of both NOT and NOR with NAND Correct replacement of OR with NAND	1 1 1																																																						
		3 correctly identified redundant pairs (one mark each)	3																																																						
				9																																																					

Question			Marking detail	Marks available
3.	(a)		$\bar{C}.C = 0$	1
	(b)		Correct map One group of 4 and two of 2 identified (ecf map) Any correct term from groups identified Simplest overall expression $Q = D.B + \bar{C}.B.\bar{A} + D.\bar{C}.A$	
	(c)		$Q = \bar{C} + (A.C) \text{ or } \bar{C} + (\overline{A.C})$ 1 mark (DeMorgan) $\bar{C} + A$ 1 mark (simplification)	
				7
4.	(a)		Bistable (latch) or $\bar{S} \bar{R}$ Flip Flop or $\bar{S} \bar{R}$ Latch	1
	(b)	(i)	P switches between falling edge of switch S and falling edge of switch F P logic 1 between these points Q shows 5 pulses within envelope of P	1
		(ii)	5 (pulses)	1
	(c)	(i)	BCD counter	1
		(ii)	Output D of 1 st counter to Clock of 2 nd counter	1
		(iii)	[display] K	1
	(d)		(Switch) F connected to reset of both counters Via a NOT gate	1 1
				10

Question			Marking detail	Marks available										
5.	(a)		Q logic1 between 1 st and 3 rd rising-edge of the clock $\overline{Q}$ inverse of Q	1 1										
	(b)	(i)	240 kHz	1										
		(ii)	Q_C or $\overline{Q}_C$	1										
		(iii)	(All diagrams have mark/space ratio of 1:1)											
			Q_A Pulse length 2×clock with rising edge on ‘odd’ clock pulse rising-edges.	1										
			Q_B duration 4 ×clock and Q_C duration 8 × clock (both answers needed)	1										
		Q_B First rising-edge on first falling-edge of A } Q_C First rising-edge on first falling-edge of B } (both answers needed)	1											
			7											
6.	(a)		<table border="1"> <thead> <tr> <th>Characteristic</th> <th>Infinite or zero</th> </tr> </thead> <tbody> <tr> <td>Open loop gain</td> <td>infinite</td> </tr> <tr> <td>Input impedance</td> <td>infinite</td> </tr> <tr> <td>Output impedance</td> <td>zero</td> </tr> <tr> <td>Slew-rate</td> <td>infinite</td> </tr> </tbody> </table>	Characteristic	Infinite or zero	Open loop gain	infinite	Input impedance	infinite	Output impedance	zero	Slew-rate	infinite	
	Characteristic	Infinite or zero												
	Open loop gain	infinite												
	Input impedance	infinite												
	Output impedance	zero												
	Slew-rate	infinite												
			All correct 2 marks, one error 1 mark	2										
	(b)	(i)	The frequency range over which the voltage gain is greater than $1/\sqrt{2}$ of its maximum value. (accept 0.7 or 70%)	1										
		(ii)	6000 [Hz] or 6k [Hz] or 0.006 M[Hz]	1										
	(c)	(i)	Horizontal line at 50 for low frequency Sloping line through (22,35)	1 1										
(ii)		$12/3 = 4$ $V\mu s^{-1}$	1 1											
			8											

Question			Marking detail	Marks available
7	(a)	(i)	16 V saturation voltage	1
		(ii)	$15 / 0.2 = 75$ accept other values correctly taken from graph (minus sign = 0)	1
	(b)	(i)	Feedback resistor between inverting input and output	1
			Resistor between inverting input and 0 V	1
			Microphone connected directly to non-inverting input	1
	(c)	(ii)	Resistors in the ratio 79:1 correctly assigned	1
			Both resistors $\geq 1 \text{ k}\Omega$	1
	(d)		$16/80 = 0.200 \text{ [V]}$ or 200 m [V] ecf a (i)	1
	(d)		Both cycles show a sine wave of same phase and frequency as input.	1
			1 st cycle peak voltage of $\pm 12 \text{ V}$	1
			2 nd cycle peak voltage of $\pm 16 \text{ V}$ (any clipping shown loses mark)	1
				11