

GCE MARKING SCHEME

SUMMER 2017

ELECTRONICS - ET1 1141/01

INTRODUCTION

This marking scheme was used by WJEC for the 2017 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

GCE ELECTRONICS - ET1

SUMMER 2017 MARK SCHEME

Question			Marking detail					Mark availa			
1.	(a)	(i) (ii)	NAND gate E C C C C C C C C C C C C C C C C C C	3)) 	0 1 0 1	Q ₁ 1 1 1 1 0 ark ea	Q ₂ 0 1 1 0	Q3 0 0 0 1		2	
	(b) (c) (d)		$Q_1 = \overline{A.B}$ or $Q_2 = A \oplus B$ or $Q_3 = A.B$ AND gate D_3 to 5 V, other	or A.B	+ Ā.					1 1 1 1	
										8	
2.	(a)	(i)	One mark ear Correct replated Correct replated Correct replated 3 correctly in	aceme aceme aceme	ent of A ent of b ent of C	AND wooth No OR wit	ith NA OT an h NAN	IND d NOR ID		3 1 1 1 3	
										9	

Question			Marking detail	Marks available
3.	(a) (b)		$\overline{C}.C = 0$ BA DC 00 01 11 10 1 1 10	1
	(c)		Correct map One group of 4 and two of 2 identified (ecf map) Any correct term from groups identified Simplest overall expression $Q = D.B + \overline{C}.B.\overline{A} + D.\overline{C}.A$ $Q = \overline{C} + (A.C) \text{ or } \overline{C} + (\overline{A.C}) \text{ 1 mark (DeMorgan)}$ $\overline{C} + A \text{ 1 mark (simplification)}$	1 1 1 1
				7
4.	(a) (b)	(i) (ii) (ii) (iii)	Bistable (latch) or \$\overline{S}\$ RFlip Flop or \$\overline{S}\$ RLatch P switches between falling edge of switch \$S\$ and falling edge of switch \$F\$ P logic 1 between these points Q shows 5 pulses within envelope of \$P\$ 5 (pulses) BCD counter Output D of 1st counter to Clock of 2nd counter [display] K	1 1 1 1 1 1
	(d)		(Switch) F connected to reset of both counters Via a NOT gate	1 1
				10

Question			Marking detail	Marks available
5.	(a)		$\frac{\mathbf{Q}}{Q}$ logic1 between 1st and 3rd rising-edge of the clock inverse of \mathbf{Q}	1 1
	(b)	(i) (ii) (iii)	240 kHz Q _C or \overline{Q}_C (All diagrams have mark/space ratio of 1:1) Q _A Pulse length 2×clock with rising edge on 'odd' clock pulse rising-edges.	1 1 1
			 Q_B duration 4 ×clock and Q_C duration 8 × clock (both answers needed) Q_B First rising-edge on first falling-edge of A } Q_C First rising-edge on first falling-edge of B } (both answers needed) 	1
				7
6.	(a)		CharacteristicInfinite or zeroOpen loop gaininfiniteInput impedanceinfiniteOutput impedancezeroSlew-rateinfinite	
			All correct 2 marks, one error 1 mark	2
	(b)	(i)	The frequency range over which the voltage gain is greater than $1/\sqrt{2}$ of its maximum value. (accept 0.7 or 70%)	1
		(ii)	6000 [Hz] or 6k [Hz] or 0.006 M[Hz]	1
	(c)	(i)	Horizontal line at 50 for low frequency Sloping line through (22,35)	1 1
		(ii)	$12/3 = 4$ V μ s ⁻¹	1 1
				8

Question			Marking detail	Marks available
7	(a)	(i)	16 V saturation voltage	1
		(ii)	15 / 0.2 = 75 accept other values correctly taken from graph (minus sign = 0)	1
	(b)	(i)	Feedback resistor between inverting input and output Resistor between inverting input and 0 V Microphone connected directly to non-inverting input	1 1 1
		(ii)	Resistors in the ratio 79:1 correctly assigned Both resistors \geq 1 $k\Omega$	1 1
	(c)		16/80 = 0.200 [V] or 200 m [V] ecf a (i)	1
	(d)		Both cycles show a sine wave of same phase and frequency as input.	1
			1^{st} cycle peak voltage of \pm 12 V 2^{nd} cycle peak voltage of \pm 16 V (any clipping shown loses mark)	1
				11