Surname			Centre Number	Candidate Number
Other Names				2
	GCE AS – NEW			
wjec cbac	B490U10-1	III III IIIIIIIIIIIIIIIIIIIIIIIIIIIIII	IIII e	duqas

# **ELECTRONICS – AS component 1 Principles of Electronics**

## MONDAY, 21 MAY 2018 - MORNING

2 hours 30 minutes

For Examiner's use only					
Question	Maximum Mark	Mark Awarded			
1.	5				
2.	8				
3.	15				
4.	9				
5.	10				
6.	16				
7.	10				
8.	5				
9.	17				
10.	13				
11.	12				
Total	120				

#### **ADDITIONAL MATERIALS**

In addition to this examination paper, you will require a calculator and a Data Booklet.

### **INSTRUCTIONS TO CANDIDATES**

Use black ink or black ball-point pen.

Answer all questions.

Write your name, centre number and candidate number in the spaces at the top of this page. Write your answers in the spaces provided in this booklet.

#### **INFORMATION FOR CANDIDATES**

The number of marks is given in brackets at the end of each question or part-question. The assessment of the quality of extended response (QER) will take place in questions 5(a) and **11**(b).

Answer all questions.

1. The symbol for the 2-input EXOR gate is shown below.



(a) An EXOR gate can be built from other logic gates. Complete the truth table to show that the following circuit produces the same output as an EXOR gate. [3]



В	А	X	Y	Q
0	0			
0	1			
1	0			
1	1			

- (b) Multiplexers can be used in place of logic gates.
  - (i) Show on the diagram how the output Q could be generated using a multiplexer. [1]



(ii) State **one** advantage of using a multiplexer for this purpose. [1]

### **2.** *(a)* Simplify the following expressions.

- (i) <u>B</u>.0.....
- (ii)  $A.B + \overline{B} = \dots$
- (b) A logic system produced the following Karnaugh map.

	BA	1			40
DC		00	01	11	10
	00	1	1	0	0
	01	1	0	1	1
	11	0	0	1	1
	10	1	1	0	0

On the map show all the groups. Hence give the simplest Boolean expression for the output of this logic system. [3]

(c) Apply DeMorgan's theorem to the following expression and simplify the result. [3]  $Q = (\overline{\overline{\overline{A}} + B}) + \overline{A}$ 

B490U101 03

Examiner only

[2]

- **3.** A design brief for an electronic safety warning system in a car uses the following information regarding the inputs and outputs of the system.
  - sensor, A, outputs a logic 1 when the ignition key is turned.
  - microswitch, B, on the seatbelt outputs a logic 1 when the belt is fastened.
  - microswitch, C, on the door outputs a logic 1 if the door is opened.
  - the buzzer sounds when Q is logic 1.

The truth table for the logic system is shown below.

Door switch C	Seatbelt switch B	Key sensor A	Q
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

- (a) (i) Use the truth table to write down the **unsimplified** (3 term) Boolean expression for output Q in terms of C, B and A. [1]
  - Q = \_\_\_\_\_
  - Simplify the expression using either a Karnaugh map or the rules of Boolean algebra.
     [3]



4

- (b) Complete the following diagram to show how the output Q can be generated using logic [3]
  A o\_\_\_\_\_\_
  B o\_\_\_\_\_\_\_ Q
  C o\_\_\_\_\_\_
- (c) Redraw the system using NAND gates only. Cross out any redundant gates. [4]

The system is replaced by a microcontroller. Part of the system is shown in the flow chart. Explain what is happening whilst the flow chart is run. ◄───┐ F

	the ignition switch on? NO YES Wait 5s the seatbelt fastened? NO ound buzzer Wait 1s	
	Wait 1 s Switch off buzzer	
	Vait 1s	
© WJEC CBAC Ltd.	(B490U10-1)	

(d)

Examiner only 4. The following circuit is used as a voltage source. **160**Ω **560**Ω V<sub>OUT</sub> 0V ∽ The venin's theorem is used to produce an equivalent circuit. Calculate the open circuit voltage  $V_{\rm OC}$  and the equivalent resistance  $R_{\rm O}.$ (a) [4] B490U101 07 (b) (i) Draw the labelled equivalent circuit with two  $240\Omega$  resistors connected in parallel across the output terminals. [2] (ii) Use the equivalent circuit to calculate the voltage drop across the output terminals. [3]

7

Turn over.

- 5. An electronic control system has the following circuit specification:
  - a solenoid should operate when either a light beam is broken or a switch is pressed
  - when the light beam is broken point A should be at logic 1
  - when the switch SW1 is pressed point B should be at logic 1
  - a diode is required to protect the transistor from back emf.

A design for the system is shown below.



(a) Evaluate the function of the design shown in the diagram against the circuit specification and suggest any improvements required to meet the specification fully. [6 QER]

#### Examiner only

9

.....

(b)	(i)	The logic system output is 11.6V and the current through the sole when the transistor is <b>just saturated</b> . The transistor has a current Calculate the ideal value for base resistor, R <sub>B</sub> .	enoid is 200 mA gain, h <sub>FE</sub> , of 80. [3]
	······		
	(ii)	Choose a suitable preferred value resistor from the E24 series.	[1]
		© WJEC CBAC Ltd. (B490U10-1)	Turn over.

B490U101 09 **6.** A student designs a control system to keep the temperature of a tropical fish tank at 25°C. The circuit diagram shows part of the control system.



 $V_{\text{OUT}}$  saturates at 12 V and 0 V.



© WJEC CBAC Ltd.

```
(B490U10-1)
```

Turn over.

- 12
- (b) The water is changed and is heated up from cold. With reference to V<sub>T</sub> and V<sub>X</sub> explain how V<sub>OUT</sub> changes when the temperature increases from 20 °C to over 25 °C. [4]

(c) The student decides to use a MOSFET to operate the heater which is rated at 12 V, 48 W. Draw a suitable circuit below. [2]

12 V o------

Output of \_\_\_\_\_\_o

0V o------

 The MOSFET has a maximum power dissipation of 60 W and r<sub>DSon</sub> = 0.08 Ω.

 Calculate:

 (i) the minimum value of g<sub>m</sub> to allow the heater to operate at its rated current.
 [3]

 (ii) the power dissipated in the MOSFET when the heater is operating at its rated current.
 [2]

 (ii) the power dissipated in the MOSFET when the heater is operating at its rated current.
 [2]

(d)

(B490U10-1)

7. (a) The following circuit shows a NAND gate bistable.



Complete the truth table to show the sequence of outputs at X and Y, for the given sequence of inputs A and  $B. \equal [3]$ 

А	В	X	Y
1	1	0	1
0	1		
1	1		
1	0		
1	1		
0	0		

(b) The logic gates have a propagation delay of 10 ns. Explain what is meant by propagation delay. Then draw a transition gate in the space below constructed from NAND gates that produces the following pulse at its output when the input changes from logic 0 to logic 1.



Examiner only

(B490U10-1)



(c) The D-type shown in the diagram is rising-edge triggered.

Examiner

only

# **BLANK PAGE**

Turn over.



8. The circuit diagram shows a summing amplifier. The output saturates at  $\pm 16$  V.



19

Turn over.

# **BLANK PAGE**



9.

21

(b) This diagram shows *rising-edge* triggered D-type flip-flops. Complete the diagram to make a 4-bit up-counter where A is the least significant bit. [3]

Examiner



- (c) A student designs a light sequencer using a dedicated binary counter with the 1 Hz astable feeding pulses into the counter.
  - (i) Complete the diagram to make a counter that resets on the 9<sup>th</sup> pulse (modulo-9) using logic gate P. [2]



0         0         0         0         0         1           1         0         0         1         0         1         1           2         0         0         1         0         1         1           3         0         0         1         1         1         1           4         0         1         0         0         1         1           4         0         1         0         1         1         1           6         0         1         1         0         1         1           6         0         1         1         1         1         1           8         1         0         0         0         1         1         1           9         1	pulse	D	C	В	A	X	Y	
1       0       0       1       1         2       0       0       1       0       1         3       0       0       1       1       1         4       0       1       0       0       1         5       0       1       0       1       1         6       0       1       1       1       1         8       1       0       0       1       1         8       1       0       0       1       1         9       1       1       1       1       1         10       0       0       1       1       1       1         8       1       0       0       1       1       1       1         10       0       0       1<	0	0	0	0	0			_
2       0       0       1       0	1	0	0	0	1			_
3       0       0       1       1       Image: constraint of the system is reset. Describe what happens to LED X over a period of 8 seconds.         4       0       1       1       Image: constraint of the system is reset. Describe what happens to LED X over a period of 8 seconds.	2	0	0	1	0			
4       0       1       0       0       1         5       0       1       0       1       1         6       0       1       1       0       1         7       0       1       1       1       1         8       1       0       0       0       1         9       1       1       1       1       1         he system is reset. Describe what happens to LED X over a period of 8 seconds.	3	0	0	1	1			
5       0       1       0       1       1         6       0       1       1       0       1         7       0       1       1       1       1         8       1       0       0       0       1         9       1       1       1       1       1         he system is reset. Describe what happens to LED X over a period of 8 seconds.       [2]	4	0	1	0	0			
6       0       1       1       0	5	0	1	0	1			_
7       0       1       1       1       1         8       1       0       0       0       0       0         9       1       1       1       1       1       1         he system is reset. Describe what happens to LED X over a period of 8 seconds.       [2]	6	0	1	1	0			
8       1       0       0       0       Image: mail of the system is reset. Describe what happens to LED X over a period of 8 seconds.         [2]       [2]       [2]       [2]       [2]       [2]	7	0	1	1	1			
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	8	1	0	0	0			
ne system is reset. Describe what happens to LED X over a period of 8 seconds. [2]	9							
								[2]
		•••••						

24

10. The following diagram shows an incomplete circuit for a full-wave rectified power supply.



(d) Switch S is now closed.

Use the next set of axes to sketch the voltage  $V_{OUT}$  when a large current flows through the load resistor, R. [2]







© WJEC CBAC Ltd.

28	
	Examiner only

END OF PAPER