



# **GCE AS MARKING SCHEME**

**SUMMER 2018** 

AS ELECTRONICS - COMPONENT 1 B490U10-1

© WJEC CBAC Ltd.

## INTRODUCTION

This marking scheme was used by WJEC for the 2018 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

# WJEC Eduqas GCE AS

# **ELECTRONICS - COMPONENT 1**

# First Assessment Summer 2018

### MARK SCHEME

#### Recording of marks

Examiners must mark in red ink.

One tick must equate to one mark (except for the extended response question).

Question totals should be written in the box at the end of the question.

Question totals should be entered onto the grid on the front cover and these should be added to give the script total for each candidate.

#### Marking rules

All work should be seen to have been marked.

Marking schemes will indicate when explicit working is deemed to be a necessary part of a correct answer.

Crossed out responses not replaced should be marked.

Credit will be given for correct and relevant alternative responses which are not recorded in the mark scheme.

#### Extended response question

A level of response mark scheme is used. Before applying the mark scheme please read through the whole answer from start to finish. Firstly, decide which level descriptor matches best with the candidate's response: remember that you should be considering the overall quality of the response. Then decide which mark to award within the level. Award the higher mark in the level if there is a good match with both the content statements and the communication statement.

#### Marking abbreviations

The following may be used in marking schemes or in the marking of scripts to indicate reasons for the marks awarded.

cao = correct answer only ecf = error carried forward

© WJEC CBAC Ltd.

0	stia	n	Marking details		Marks av	vailable		
Que	5110			AO1	AO2	AO3	Total	Maths
1	а		B         A         X         Y         Q           0         0         0         1         0           0         1         1         1         1           1         0         1         1         1           1         1         1         0         0           One mark each column correct X, Y and Q ecf Q         0         0         0	3			3	
	b	i ii	D <sub>2</sub> and D <sub>1</sub> connected to 5 V, D <sub>3</sub> and D <sub>0</sub> connected to 0V, others 'don't care' Allow <b>ecf</b> from table Advantage: It can be reconfigured (for a different logic function) /Fewer IC's/components needed, reprogram	1	1		2	
			Question 1 total	4	1	0	5	0

	Quest	ion	Marking details		Marks a	vailable		
	QUESI			AO1	AO2	AO3	Total	Maths
2	а	i	0 (1)	1			1	
		ii	$\overline{B}$ + A (1)	1			1	1
	b		Minimum number of groups chosen (2x4 and 1x2) (1) Any correct term from groups identified (1) Simplest overall Boolean expression (ecf) (1)	1	1			3
			$C.B + \overline{C}.\overline{B} + \overline{D}.\overline{B}.\overline{A}$ $OR$ $C.B + \overline{C}.\overline{B} + \overline{D}.C.\overline{A}$				3	
	С		$Q = \overline{\overline{(A+B)}} .\overline{A} \text{ or } \overline{\overline{(A+B)}} .A \text{ or } \overline{A.\overline{B}+\overline{A}} $ (1) = $(\overline{A} + B).A \text{ or } \overline{A}.A + B.A $ (1) = B.A (1)		3		3	3
			Question 2 total	3	5	0	8	7

0	waatio		Marking dataila		Marks a	available		
Q	uestic	חכ		AO1	AO2	AO3	Total	Maths
3	а	i	$Q = \overline{C}.\overline{B}.A + C.\overline{B}.A + C.B.A$					
			Correct Boolean expression		1		1	1
		ii	Karnaugh method:					
			C.A + B .A B.A					
			Accept A.(C+ $\overline{B}$ ) c 00 01 11 10					
			Correct mapping (1) 0		1			
			$\overrightarrow{\mathbf{D}}$ A term (1) 1 1		1			
			B.A term (1)		1			
			Allow error carried forward from (i)					3
			Boolean algebra method: 2 methods					
			$\overline{B}$ .A( $\overline{C}$ +C) +C.B.A (1) C.A.( $\overline{B}$ +B) + $\overline{C}$ $\overline{B}$ .A (1)					
			$\overline{B}$ .A +C.B.A (1) C.A + $\overline{C}$ $\overline{B}$ .A (1)					
			$C.A + \overline{B}.A$ or $(C + \overline{B}).A$ (1) $C.A + \overline{B}.A$ or $(C + \overline{B}).A$ (1)					
							3	
	b		NOT gate connected to B and then to AND gate with A (1)					
			A and C to AND gate (1) Both AND gates connected to inputs of OR gate to O (1)	3				
			(Alternative factorised solution)					
			NOT gate connected to B (1)					
			Output of NOT to OR gate with C (1)					
			A and output of OR to AND gate (1)				3	
	с		NAND gate replacement of NOT correct (1)	3			-	
			NAND gate replacement of OR correct (1)					
			NAND gate replacement of AND correct (1)					
			Correct pair(s) of redundant gates crossed out (1)		1		Δ	
			2 marks MAX for incorrect connection wrt b					

	Juocti	ion	Marking details		Marks a	vailable		
				AO1	AO2	AO3	Total	Maths
3	d		<ul> <li>Explanation identifies main functions of the flowchart.</li> <li>Flow chart checks that ignition is on</li> <li>If ON then delays 5s then checks if seatbelt is fastened</li> <li>If seatbelt not fastened then buzzer sounds for 1s on then off for 1 s in a loop</li> <li>Flowchart check seat belt at each iteration and breaks out of loop when it is fastened ie keeps buzzing until fastened.</li> </ul>	4			4	
			Question 3 total	10	5	0	15	4

	Quest	ion	Marking datails			Marks a	available	
				A01	AO2	AO3	Total	Maths
4	а		$ \begin{array}{llllllllllllllllllllllllllllllllllll$	1	1 1 1		4	4
	Ь	i	Correctly drawn equivalent circuit with parallel load (1) All values labelled on diagram (1) $124\Omega$ $14\sqrt{240\Omega}$ $240\Omega$ $240\Omega$ $V_{OUT}$ Parallel resistance calculated as $120\Omega$ (1) (can be implied in working) Substitution $V_{OUT} = V_{IN} R_2/(R_1 + R_2) = 14 \times 120/(124 + 120)$ (1) = 6.9 V (1) Or $I = 14/244 = 0.057A$ (1) $V_{OUT} = 0.057 \times 120 = 6.9V$ (1)	1 1	1 1		5	2
			Question 4 total	4	5	0	9	6

Question	Marking dataila		Marks available AO1 AO2 AO3 Total			
Question		AO1	AO2	AO3	Total	Maths
5 a	<ul> <li>Indicative Content:</li> <li>AO2 content: applies knowledge of input and output subsystems, logic systems and semiconductor components.</li> <li>AO3 content: analyses a problem, and evaluates an electronic system to meet a given specification. Designs improvements to fully meet the specification</li> <li>The voltage at A goes from low in the light to high in the dark. However, the switching of the logic gate will be subject to minor fluctuations in light intensity and so a Schmitt inverter at A would provide suitable signal conditioning to eliminate this effect. This would then require the LDR and the 10k resistor to be interchanged to produce the logic 1 at the input of the OR gate when the beam is broken. (If other photosensitive devices are suggested these must be correctly integrated into the circuit and their use justified). The diode on the output stage needs to be in parallel with the solenoid and reverse biased to prevent adverse effects causes by back-emf.</li> <li>5-6 marks</li> <li>Addresses each bullet point in the specification. Identifies the issues outlined above and the problems that they introduce. Proposes correct ways of remedying them.</li> <li>There is a sustained line of reasoning which is coherent, substantiated and logically structured. The information included in the response is relevant to the argument.</li> </ul>		2	4	6	

3-4 marks			
Compares the specification and the design, identified some potential problems and gives an indication of how these may effect the working of the system. Some attempt made to rectify these design flaws. There is a line of reasoning which is partially coherent, supported by some evidence and with some structure. Mainly relevant information is included in the response but there may be some minor errors or the inclusion of some			
information that is not relevant to the argument.			
One problem associated with the given design identified and corrected			
There is a basic line of reasoning which is not coherent, supported by limited evidence and with very little structure. There may be significant errors or the inclusion of information not relevant to the argument.			
0 marks			
No attempt made or no response worthy of credit.			

			AO1	AO2	AO3	Total	Maths
5 b	i	$ \begin{array}{ll} I_{C} = h_{FE}I_{B} & I_{B} = 200/80 = 2.5 \text{ mA} & (1) \\ V_{R} = 11.6 - 0.7 = 10.9V & (1) \\ R = V/I = 10.9/\ 2.5 \ x \ 10^{-3} = 4360 \ [\Omega] \ \text{accept} \ 4.4 \ \text{k}\Omega & (1) \\ & \text{ecf} \ I_{C}/R \\ \end{array} $ Preferred resistor is nearest value <b>below</b> that calculated in (i) e.g. 4300\Omega	1	1 1 1		4	2
		Question 5 total	1	5	4	10	2

0	uactio		Marking dataila		Marks a	vailable		
Q	uestio	211	Marking details	AO1	AO2	AO3	Total	Maths
6	а	i	$R_T = 5k\Omega \pm 0.1 k\Omega$		1			3
			Substitution $V_T = V_{IN} R_2 / (R_1 + R_2) = 12 \times 5 / (10 + 5)$ (1)	1				
			= 4 V (1)		1			
			ecf R <sub>T</sub>				3	
		ii	Use of potential divider formula or ratio method (1)	1				2
			$R_{\rm V} = 30 \ \rm k\Omega \qquad (1)$		1		2	
	b		At 20°C $V_T > V_X$ (1)					
			therefore $V_{OUT} \approx 12V$ (1)					
			As temperature goes above 25°C V <sub>T</sub> decreases until it falls					
			therefore $V_{X}(4V)$ (1)		4		4	
	С		Heater connected between 12V and Drain of MOSFET (1)	1	-		-	
	•		Comparator connected to Gate and Source connected to $0V$ (1)	1				
			Award 1 mark for voltage follower circuit				2	
	d	i	substitution into $P = IV 48 = I \times 12 I = 4 [A]$ (1)	1				3
			substitution into $I_D = g_m(V_{GS}-3) \therefore g_m = 4/(12-3)$ (1)		1			
			$g_m = 0.44 [S]$ (1) ecf l	1				
			(Use of 60W hence 5A apply ect for $2^{-1}$ and $3^{-1}$ marks)				3	
		ii	Selection and substitution $P = I^2 R$ $P = 4^2 \times 0.08$ (1)	1				2
			P = 1.28 W (1)		1			_
			ecf 5A from d(i)		•			
			$P = 5^2 \times 0.08  (1)$					
			P = 2.0 W (1)				2	
							۷	
			Question 6 total	7	9	0	16	10
				_	-	-		

Question	Marking details		Marks a	vailable		
Question		A01	AO2	AO3	Total	Maths
7 a	$\begin{array}{ c c c c c c c } \hline A & B & X & Y \\ \hline 1 & 1 & 0 & 1 \\ \hline 0 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 0 \\ \hline 1 & 0 & 0 & 1 \\ \hline 1 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline \end{array}$	Se (lin Lat (lin Foi (lin	tting/resetting es 2+4) ( cching corre es 3+5) rbidden con e 6) (1)	ng correct 1) ct (1) nbination	3	3
b	Propagation delay is the time taken for the <u>output</u> to respond to a change in <u>input</u> (1) 3 NANDS connected as NOT gates in series (1) Connected as shown to 4 <sup>th</sup> NAND gate (1) 5 <sup>th</sup> NAND gate used (1)	1 1 1 1			4	
C	Clock 1 O Data 1 O Output 1 Q rises on 1 <sup>st</sup> clock rising edge. (1) Q falls on 3rd clock rising edge. Provided no intermediate pulse (1) $\overline{Q}$ is INVERSE of Q (1)		3			
	Question 7 total	7	3	0	10	3

	Jugetion	Marking details		Marks available				
	Ruestion		AO1	AO2	AO3	Total	Maths	
8	а	$V_{OUT} = -40(2/20 + 1.8/10)$ (1)	1			2	2	
		$V_{OUT} = -11.2 V$ (1)		1				
	b	$V_{OUT}$ is an inverted sine wave of same frequency (1) Amplitude 4V (1)	1	1		3	2	
		Offset by $-4V$ (between 0 and $-8$ ) (1)		1				
				Ι				
		Question 8 total	2	3	0	5	4	

	Juocti	ion	Marking details		Marks available AO2 AO3 Total			
	มนธรถ			AO1	AO2	AO3	Total	Maths
9	а	i	$C = 1.44/(R_1 + 2R_2) \times f$ select and rearrange formula (1)	1	0		3	3
			$C = 1.44/(30 + 60)x10^3 x1 = 1.44/90x10^3$ (1) substitution	1				
			$= 16 \times 10^{-6}$ or $16 \mu F$ (1)		1			
		ii	Substitute $t_{H}/t_{L} = 0.7x(30+30)C/0.7x30xC$	1			2	2
<u> </u>			= 2:1		1			
		iii						
			$V_{0,uT}/V$ 5 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 time/s 0.66 2 cycles of an astable with T=1s (1)	1				
			Correct mark/space ratio ecf a(ii) (1)	1	1		2	1
	b		All $\overline{Q}$ 's to D's (1)	1			3	
			Then either: Pulses In to clock A then all $\overline{0}$ 's used to propagate signal (1)					
			i.e.to subsequent clock inputs All Q's to output flags (1) Or Pulses In to clock A then all Q's used to propagate signal (1) i.e.to subsequent clock inputs All $\overline{Q}$ to outputs flags (1)	1				
	С	i	A and D to inputs of AND gate P Output of P to R		1 1		2	

9	С	ii										3		3	3
			Clock Pulse	D	С	В	А	х	Y						
			0	0	0	0	0	1	1						
			1	0	0	0	1	1	0						
			2	0	0	1	0	1	1						
			3	0	0	1	1	1	0						
			4	0	1	0	0	1	1						
			5	0	1	0	1	1	1						
			6	0	1	1	0	0	1						
			7	0	1	1	1	0	1						
			8	1	0	0	0	1	1						
			9	0	0	0	0	1	1						
			One mar Line for c	k for ea clock pu	ich corr ilse 9 sa	ect co ame a	lumn s line	X and zero	l Y (ro (wrt a	ws 0-8) (2) nswer in table) (1)					
	d		X ON fo X OFF fo ecf table	r 6 seco or 2 sec	onds conds	(1) th (1)	en					1		2	
			Questio	n 9 tota	l						7	10	0	17	9

Question		Marking dataila					
	uestion			AO2	AO3	Total	Maths
10	а	4 diodes arranged as a bridge (correct orientation of diodes) (1)	3			3	
		Correct connections of transformer to bridge (1)					
		Correct connections of bridge to circuit (1)					
	b	$V_{PEAK} = 8.5x\sqrt{2}$ (1) correct rearrangement and substitution	1			3	2
		= 12 V (1)		1			
		$V_1 = 12 - 1.4 = 10.6V$ (1) ecf $V_{PEAK}$		1			
	С	Graph with 4 positive sinusoidal pulses (1)	1			2	2
		Voltage labelled showing peaks at 10.6V (1)		1			
		Or 12V peak labelled, 10.6 by eye					
	d	Graph showing ripple voltage (1)	1			2	1
		Voltage peaks at 10.6V (1)		1			
	е	5.6V Zener diode (correct position and orientation) (1)	1			3	
		forms potential divider with a resistor across the rails (1)	1				
		Load resistor R across zener (1)	1				
		Question 10 total	9	4	0	13	5

Q	uest	ion	Marking details	AO1	AO2	AO3	Total	Maths
11	a		Identifies the need to design a non-inverting amplifier (1) with a gain of +24 from analysis of graph (1) (Voltage gain = 1200/50 =24 ignore any unit) Resistor (R <sub>f</sub> ) between output and inverting input (1) Resistor (R <sub>1</sub> ) between inverting input and 0V (1) Input signal directly to non-inverting input (1) Resistor values in correct ratio: $R_f = 23x R_{IN}$ (1) If inverting amp drawn with resistors giving gain of 24 then 2 marks: $R_f$ connection (1) Ratio 24:1 (1) (ecf to voltage gain stated above) (Both resistor values $\ge 1k\Omega$ )			1 1 1 1 1 1		1
	<u> </u>						6	
	Ь		<ul> <li>Indicative Content:</li> <li>A01 allocation - Two types of distortion are clipping distortion and distortion that occurs when the slew-rate of the op-amp is exceeded.</li> <li>A03 allocation - Clipping distortion occurs because the power supply requirements limit the output voltage swing. Typically, op-amps have a saturation voltage a fraction of a volt below the power supply output. If the voltage gain of the amplifier is such that the calculated peak output voltage exceeds the saturation value, then the output voltage flattens out. Any of the following will reduce or eliminated this effect; increase the power supply voltage. Slew rate is the maximum rate that the output voltage can change (w.r.t. time). It is a parameter of the particular op- amp. If the frequency or amplitude of the input signal is too high the output will become distorted and will appear as a ramp (saw-tooth) of fixed gradient. Reduce the effect by using an op-amp with a higher slew-rate or reducing the frequency or amplitude of the input signal where possible</li> </ul>	1		5	6	

Question	Marking datails		Marks available				
Question		A01	AO2	AO3	Total	Maths	
	<ul> <li>5 - 6 marks Identifies two types of distortion with a good explanation of how each is caused and/or uses diagrams to show the effect of each on the output signal. Details of how to reduce both effects are included in the argument:</li> <li>There is a sustained line of reasoning which is coherent, relevant, substantiated and logically structured. The information included in the response is relevant to the argument.</li> <li>3 - 4 marks Identifies two types of distortion with a reasonable explanation of how they are caused and/or uses diagrams to show the effect on the output signal. Some reference made to how to reduce the effects: OR Good explanation of at least one type of distortion and its cause and effect on the output signal and an explanation of how to reduce its effect.</li> <li>There is a line of reasoning which is partially coherent, supported by some evidence and with some structure. Mainly relevant information is included in the response but there may be some minor errors or the inclusion of some information that is not relevant to the argument.</li> <li>1 -2 marks</li> <li>One type of distortion identified with partial explanation and/or uses diagrams to show the effect on the output signal.</li> <li>There is a basic line of reasoning which is not coherent, supported by limited evidence and with very little structure. There may be significant errors or the inclusion of information not relevant to the argument.</li> <li>1 -2 marks</li> <li>One type of distortion identified with partial explanation and/or uses diagrams to show the effect on the output signal.</li> <li>There is a basic line of reasoning which is not coherent, supported by limited evidence and with very little structure. There may be significant errors or the inclusion of information not relevant to the argument.</li> </ul>						
	Question 11 total	1	0	11	12	2	

# **COMPONENT 1**

Question	A01	AO2	AO3	TOTAL MARK	MATHS
1	4	1	0	5	0
2	3	5	0	8	7
3	4	5	0	9	6
4	10	5	0	15	4
5	1	5	4	10	2
6	7	9	0	16	10
7	7	3	0	10	3
8	2	3	0	5	4
9	7	10	0	17	9
10	9	4	0	13	5
11	1	0	11	12	2
TOTAL	55	50	15	120	52

# SUMMARY OF MARKS ALLOCATED TO ASSESSMENT OBJECTIVES

B490U10-1 EDUQAS AS ELECTRONICS - COMPONENT 1 SUMMER 2018