wjec cbac

GCE MARKING SCHEME

SUMMER 2018

GCE (LEGACY) ELECTRONICS - ET5 1145/1

© WJEC CBAC Ltd.

INTRODUCTION

This marking scheme was used by WJEC for the 2018 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

GCE (LEGACY) ELECTRONICS - ET5 SUMMER 2018 MARK SCHEME

1.	(a)												
		i											1 mark
			Use of	$f \overline{Q_{R}}$									1 mark
			D _B cor	rect									1 mark
			$\tilde{D_C}$ correct									1 mark	
	(b)	(i)	Clock pulse	Clock	Current Outputs		Next Outputs						
				pulse	С	В	Α	D _C	D _B	DA			
				1	0	1	1	1	0	0			
				2	1	0	0	1	1	1			
			Correct transition for clock pulse 11Correct transition for clock pulse 21Type of state = main sequence1										1 mark 1 mark 1 mark
		(ii)		Clock		Current Outputs		Next Outputs					
				puise	С	В	Α	D _C	D _B	DA			
				1	0	1	0	1	1	0			
				2	1	1	0	0	1	0			
			Correct transition for clock pulse 1 Correct transition for clock pulse 2 Type of state = stuck										1 mark 1 mark 1 mark
		(iii)		Clock	Current Outputs		Next Outputs		uts				
				puise	С	В	Α	D _C	DB	D _A		_	
				1	0	0	1	0	1	1	Total for Q1	1	
				2	0	1	1	1	0	0			
			Correc Correc Type o	ct transitio ct transitio of state =	n for c n for c unus	clock p clock p ed	oulse 1 oulse 2	2					1 mark 1 mark 1 mark
											Total for Q1		13

2.	2. (a)		Bass boost filter						
	(b)	(i)	Treble cut filter	1 mark					
		(ii)	Break frequency = 500 Hz						
		(iii)	Frequency = 200 Hz Amplitude = 400 mV	1 mark 1 mark					
		(iv)	Active because low frequency gain >1 (or equivalent)						
	(c)	(i)	0V						
			Capacitor in parallel with a resistor Capacitor in feedback circuit Rest of circuit correct	1 mark 1 mark 1 mark					
		(ii)	Use of break frequency formula to give feedback resistor value between 318 k Ω and 319 k Ω Use of voltage gain formula to give input resistor value between 15 k Ω and 16 k Ω Evidence of correct interpretation of multipliers 'k' and 'n' in either calculation In (c), allow ecf throughout.						
			Total for Q2	12					
3.	(a)	(i)	Voltage at $Q = 5.92 \vee$ (or implied) (accept 5.91 but not 5.9)	1 mark					

- Voltmeter reading = 0.08V (accept 0.09 but not 0.1) 1 mark (ii)



Correct circuit diagram 1 mark Second strain gauge must negate effect of temperature change and not subject to strain (or equivalent) 2 marks

(b)



(i)	Circuit diagram correct	1 mark
	Correct ratio of resistors (Feedback:Input = 100:1)	1 mark
	All resistor values correct and labelled	1 mark
(ii)	Labels P and Q correct	1 mark

(iii) Voltmeter reading = $100 \times 0.08 = 8V$

(allow ecf from (a)(i) and (ii)) 1 mark Total for Q3 10

2

4.	(a)		Ensures rapid response - if polled in the main program, response could take 20s (or equivalent)	1 mark
	(b)		movlw b' 10010X0X ' ('X' = don't care) interrupts enabled correctly (5 msb correct) INTF cleared (3 lsb correct)	1 mark 1 mark
	(c)	(i)	201 intermovwfstore202bcfINTCON,1203 loopmovlwb'01010'204movwfPORTA205callthreesec206movwfPORTA207movwfPORTA208callthreesec209btfssPORTB,2210gotoloop211movfstore212retfieLine 203 correct	1 mark
			Line 205 correct Line 206 correct	1 mark 1 mark
		(ii) (iii)	(accept b'10101' for 203 AND b'01010' for 206) Working register contains b' 00001010' accept decimal 10 Working register contains b' 00001111' accept decimal 15	1 mark 1 mark
			Total for Q4	8
5.	(a)		$R_{B} = 80 \text{ k}\Omega$ $R_{C} = 40 \text{ k}\Omega$	
			Both correct	1 mark
	(b)		$V_{dac} = -1.0V$	1 mark
	(C)		Max. $V_{dac} = -15.0V$ (allow ecf, i.e. (c) = 15 x (b))	1 mark
		(i)	Contract circuit diagram for inverting amp.	1 mark
		(;;)	Equal resistors > 1 k Ω	1 mark
		(11)	Rest of emitter follower circuit correct (1 mark only for (ii) if lamp is in collector circuit.)	1 mark
			Total for Q5	7



^{1145/1} GCE (LEGACY) ELECTRONICS - ET5 MS Summer 2018