wjec cbac

GCE MARKING SCHEME

SUMMER 2019

ELECTRONICS - ET1 (LEGACY) 1141/01

INTRODUCTION

This marking scheme was used by WJEC for the 2019 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

GCE ELECTRONICS - ET1

SUMMER 2019 MARK SCHEME

Question			Marks available	
1.	(a)	EXOR gate (1)		1
	(b)	B A	Q	
		0 0	1	
		0 1	1	
		1 0	1	
		1 1	0	
		Column Q correct	(1)	1
	(C)	Logic Signal 1 A Signal 1 B Logic Logic Logic Logic NAND 1 Gate output		
		All 5 transitions co Correct logic level	prrect (1) s (1)	1 1
		Total for Questio	n 1	4

Question		Marking detail							Marks available	
2.	(a)		S = B.A (1) $T = \overline{C + B} \text{ or } \overline{C}.\overline{B} (1)$ $O = B.A + \overline{C}.\overline{B} (1)$ $O = B.A + \overline{C}.\overline{B} (1)$ $O = B.A + \overline{C}.\overline{B} (1)$							1 1 1
	(1-)		Q – D.A	1						
	(D)									
				0	A 0	3		Q	-	
			0	0	0	U	1	1		
			0	0	1	0	1	1		
			0	1	0	0	0	0	-	
			0	1	1	1	0	1		
			1	0	0	0	0	0		
			1	0	1	0	0	0		
			1	1	0	0	0	0		
			1	1	1	1	0	1		
			Each co	lumn S, [°]	T and Q	correct	1 ma	rk each	J	3
	(c)									
		(i)	Correct NAND replacement of AND gate(1)Correct NAND replacement of NOR gate(1)Correct NAND replacement of OR gate(1)							3
		(ii)	Two pair	rs of redu	undant g	jates ide	ntified	(2)		2
			Total fo	r Questi	on 2					11

Question		n	Marking detail	Marks available
3.	(a)		= X	1
	(b)		BA DC 00 01 11 10 00 01 1 1 1 1 1 1 1 1 1 1 1	
			Correct map (1) Two groups of 2 and one of 4 identified (ecf map) (1) Any correct term from groups identified (1) Simplest overall expression (1) $Q = C.A + \overline{D}.C.\overline{B}. + \overline{C}.B.\overline{A}$	4
	(C)		$Q = \overline{A}.\overline{B}.\overline{\overline{A}}$ (application of DeMorgan's theorem) (1) = $\overline{A}.B.\overline{A}.$ (2 simplifications) (2) = $\overline{A}.B.$ or	3
			$Q = \overline{A + A + \overline{B}}$ (application of DeMorgan's theorem)(1) $= \overline{A + \overline{B}}$ (simplification)(1) $= \overline{A}.B$ (application of DeMorgan's theorem)(1)	
			Total for Question 3	8

Question		n		Marks available				
4.	(a)		\overline{Q} connected to then	(1)	1			
			Q to clock input with outputs A,E	on the next I 3 and C to co	(1) (1)			
			OR					
			$\overline{\mathrm{Q}}$ to clock input	on the next	IC x2		(1)	1
			with $\overline{\mathrm{Q}}$ to outpu	ts A, B and 0	C		(1)	1
	(b)	(b)						
				OUTPUT C	OUTPUT B	OUTPUT A		
			Initial State	1	1	1		
			After ONE clock pulse	1	1	0		
		After FIVE clock pulses010						
			One clock pulse	outputs corr		1		
			Five clock pulse	1				
			Total for Quest	ion 4				5

Question			Marks available							
5.	(a)		Resistor and switch across power rails and centre connected to input of AND gate (1)							1
			Correct o	1						
			Pulse gei	nerator co	onnected t	to the oth	er AND g	ate input	(1)	1
	(b)		<u>Q</u> = 1		(1)					1
	(C)		High eno impossibl	High enough frequency to make it random/unpredictable/ impossible to cheat (owtte) (1)						
			Total for	Questio	n 5					5
6.	(a)	(i)							_	
		.,	С	В	А	RED	BLUE	GREEN		
			0	0	0	1	0	1		
			0	0	1	1	0	1		
			0	1	0	0	1	1		
			0	1	1	0	1	1		
			1 0 0 1 1 1							
			1	0	1	1	1	0		
			1	1	0	0	0	1		
			1 1 1 0 0 0							
			Columns	Columns RED and BLUE correct 1 mark each						
		(ii)	NAND gate (1) Inputs connected to A and C (1)							1 1
	(b)	(i)	40	(1)						1
		(ii)	10 ecf from (i) (1)							1
			Total for	Questio	n 6					6

Question		n	Marking detail	Marks available
7.	(a)	(i)	Voltage gain = -120/10 = -12 (1)	1
		(ii)	Output voltage = -12x0.8 = -9.6 (1) ecf on -12 additional mark for BOTH minus signs in (i) and (ii) (1)	1 1
		(iii)	bandwidth = 2.410 ⁶ /12 (1) ecf on -12 = 200k(Hz) or 0.2M(Hz) or 200000 (Hz) (1)	1 1
	(b)	(i)	$R = 240 k\Omega$ (1)	1
		(ii)	Output voltage saturated / (-)15V (1)	1
	(C)	(i)	No change (in input impedance) (1)	1
		(ii)	bandwidth has REDUCED / HALVED / = 100k(Hz) (1)	1
	(d)		Rearrange formula $\Delta t = \Delta V_{OUT}$ /slew-rate and substitution = 24/5 (1)	1
			=4.8 (1)	1
			Correct unit us (1)	1
			Total for Question 7	12
8.	(a)	(i)	V _{IN} connected directly to non-inverting input (1) Feedback resistor between output and inverting input (1) Resistor between inverting input and 0V rail (1)	1 1 1
		(ii)	Resistor ratio 39:1 and both $1k\Omega$ or greater (1) Resistors labelled on diagram correctly or unambiguously identified. (1)	1 1
	(b)		Non-inverted saw-tooth wave drawn (1) Correct time scale (1) Peaks at ±8V on first cycle (1) Saturates at ±11V on second cycle (1)	1 1 1 1
			Total for Question 8	9

1141/01 GCE Electronics - ET1 MS S19/DM