



GCE A LEVEL MARKING SCHEME

SUMMER 2019

A LEVEL ELECTRONICS - COMPONENT 2 A490U20-1

© WJEC CBAC Ltd.

INTRODUCTION

This marking scheme was used by WJEC for the 2019 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

EDUQAS A LEVEL ELECTRONICS - COMPONENT 2

MARK SCHEME

GENERAL INSTRUCTIONS

Recording of marks

Examiners must mark in red ink.

One tick must equate to one mark (except for the extended response question).

Question totals should be written in the box at the end of the question.

Question totals should be entered onto the grid on the front cover and these should be added to give the script total for each candidate.

Marking rules

All work should be seen to have been marked.

Marking schemes will indicate when explicit working is deemed to be a necessary part of a correct answer.

Crossed out responses not replaced should be marked.

Credit will be given for correct and relevant alternative responses which are not recorded in the mark scheme.

Extended response question

A level of response mark scheme is used. Before applying the mark scheme please read through the whole answer from start to finish. Firstly, decide which level descriptor matches best with the candidate's response: remember that you should be considering the overall quality of the response. Then decide which mark to award within the level. Award the higher mark in the level if there is a good match with both the content statements and the communication statement.

Marking abbreviations

The following may be used in marking schemes or in the marking of scripts to indicate reasons for the marks awarded.

cao = correct answer only

ecf = error carried forward

	Questi	ion				Marki	na dati						Ма	rks availa	ble	
	Juest	ion				Marki	ng deta	ans				AO1	AO2	AO3	Total	Maths
1	(a)	(i)	No. of states Clock period Time taken	d = 0.5s	S .		e = 6				[1] [1]	1	1		2	2
		(ii)	S6 is unuse or equivaler S7 is a stuc or equivaler Effect of unu Effect of stu	nt k state nt used st	and w ate	-				•			2		2	
	(b)	(i)			Curr	ent Ou	utputs	Nex	t Outp	outs			1		1	
				State	С	В	Α	Dc	DB	DA						
				0	1	0	1	0	1	0						
			_	1	0	1	0	1	0	0						
			_	2	1	0	0	0	1	1						
			_	3	0	1	1	0	0	0						
			_	4	0	0	0	1	0	1						
			-	5	0	0	1	1	0	1						
			-	6	1	1	0	1	0	0						
				7	1	1	1	1	0	0						
			Table comp	letely c	orrect	[^	1]									
		(ii)	D _B = C . <u>B</u> . = C . B	A + C .	B.A						[1] [1]	1	1		2	
	(C)	(i)	$D_{C} = \overline{A}$ $D_{B} = C \cdot A$ $D_{A} = C \oplus B$								[1] [1] [1]	1	2		3	3
		(ii)	C = 0 B = 1 A = 1 ecf from c(i))							[1] [1] [1]	1	2		3	3
			Question 1									4	9	0	13	8

	Questi	ion	Marking dataila		Marks available			ble		
	Juesu	ION	Marking details		A01	AO2	AO3	Total	Maths	
2	(a)	i	Memory	[1]	1			1		
		ii	Clock	[1]	1			1		
	(b)	i	LOOP btfsc PORTA, 0 call FLASH_LEFT btfsc PORTA, 1 call FLASH_RIGHT goto LOOP	[1] [2] [1] [1]	2	3		5		
		ii	 Left-hand LEDs - bits 0 and 2 In 'FLASH_LEFT', instructions 'movlw d'5' and 'movwf PORTB' turn on bits 0 and 2 of PORT B as the number 5 in decimal = 0101 in binary. 	[1] [1] [1]	1	2		3	1	
			II. Instructions store, and later retrieve, working register cousing the register 'WSTORE' as they may be changed with the subroutine	gister contents 1 hanged within [1]						
			III. O	[1]		1		1	1	
	(C)	i	Main program might be involved in the FLASH_LEFT or FLASH_RIGHT subroutines which last around 5s whereas an interrupt gives an 'instant' response.	[1] [1]	1	1		2		
		ii	<pre> *5V *5V *5V *5V *5V *5V *5V *5V *5V *5V</pre>	[1] [1] [1]	2	1		2		
			Question 2 total		9	8	0	17	2	

	0	lan	Mauking dataila		Ма	rks avail	able	
	Quest	lon	Marking details	AO1	AO2	AO3	Total	Maths
3	(a)	i	Gain of each non-inverting amplifier = $1 + 750/30$ [1]Use of gain formula[1]= 26 [1]Gain of cascaded amp = $26 \times 26 = 676$ [1]Bandwidth = $3\ 000\ 000\ /\ 26 = 115.4$ kHz[1]	2	3		5	4
		ii	Block DC signals from transferring to next amplifier stage. [1]	1			1	
	<i>(b)</i>	i	Voltage gain $100^{6}_{0}_{0}_{0}_{0}_{0}_{0}_{0}_{0}_{0}_{0$	1	2		3	2
		ii	$ \begin{array}{c} 10nF \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	1	2	2	5	2

Question	Marking dataila		Ма	Marks available AO2 AO3 Total 6 6		
Question	Marking details	AO1	AO2	AO3	Total	Maths
(C)	Indicative content:			6	6	2
	Number of channels - meets the spec - two sets of input resistors. Input impedance - meets the spec - input resistance on each channel is $15k\Omega$ minimum, $115k\Omega$ maximum depending on variable resistor setting. Voltage gain - does not meet the spec. When variable resistor is set to zero, voltage gain = $300 / 15 = 20$. When variable resistor is set to maximum, voltage gain = $300 / 115 = 2.6$. 5-6 marks A detailed analysis, including calculations, is given for all factors identified above. There is a reasoned verdict. <i>There is a sustained line of reasoning which is coherent, relevant,</i>					
	substantiated and logically structured. 3-4 marks A general account is given of two of the three factors involved including calculation of gain and / or input impedance for both maximum and minimum settings of the variable resistor. There is a line of reasoning which is partially coherent, largely relevant, supported by some evidence and with some structure.					
	1-2 marks The performance of the circuit is discussed in qualitative terms only. The verdict is correct for at least two factors. <i>There is a basic line of reasoning which is not coherent, largely</i> <i>irrelevant, supported by limited evidence and with very little</i> <i>structure.</i>					
	0 marks No attempt made or no response worthy of credit.					
	Question 3 total	5	7	8	20	10

	Question		Marking dataila			Ма	rks availa	s availableAO3TotalMaths21121122122343			
C	Juestic	n	Marking details	-	AO1	AO2	AO3	Total	Maths		
4	(a)	i	Select and use the time constant formula[1]Time constant = RC = 4.3s[1]		1	1		2	1		
		ii	Use of discharge formula t = -RC $\ln(V_C / V_0)$)[1or equivalent[1Time = 3.0s[1	-	1	1		2	1		
	(b)	Time constant = RC = 4.3siiUse of discharge formula t = -RC ln(V _c / V ₀)) or equivalent Time = 3.0s(b)i $\stackrel{+12V}{\checkmark}$ $\stackrel{+12V}{\checkmark}$ $\stackrel{+12V}{\checkmark}$ (b)i $\stackrel{+12V}{\checkmark}$ $\stackrel{+12V}{\checkmark}$ $\stackrel{-12V}{\checkmark}$ (c)iiCorrect calculation of half-life (3s) using 0.69RC Discharge starts after five seconds. Buzzer sounds for eight seconds(c)iFrequency = $\frac{1.44}{(12x10^3 + 24x10^3)x 120x10^{-6}}$ = 0.33Hz Evidence of correct interpretation of multipliers				2		2			
		ii	Discharge starts after five seconds.			2		2	3		
	(c)	i	Frequency = $\frac{1.44}{(12x10^3 + 24x10^3)x \ 120x10^{-6}}$ = 0.33Hz]	1	3		4	3		
		ii	Voltage /V 12 8 4 0 0 1 2 3 4 5 Time /s Correct M:S [1 Correct M:S [1 Correct period [1 (Allow e.c.f. from (c)(i))	Ī		2		2	3		
			Question 4 total		3	11	0	14	11		

	Question		Marking dataila			Ма	rks availa			
	Questi	ion	Marking details		AO1	AO2	AO3	Total	Maths	
5	(a)	i	r.m.s. value = 21.2 / 1.4 = 15V Use of formula	[1] [1]	1	1		2	1	
		ii	Diode with correct orientation to capacitor Additional connections correct	[1] [1]	1	1		2		
		iii	Peak V_0 = 21.2V	[1]		1		1	1	
		iv	Ripple voltage = 0.2 / 50 x 1000 x 10 ⁻⁶ = 4V Use of 50Hz ripple frequency Use of formula Correct answer ecf from a(ii)	[1] [1] [1]	1	2		3	2	
		v	Voltage/V 20V 10V 0 -10V -20V Vsec Voltage/V Peak value Correct shape Ripple voltage	[1] [1] [1]	1	2		3	1	

Question		Marking dataila		Ма	rks availa	available AO3 Total Maths 2 2 1 1 2 1 1 1 2 3 3 2		
Questic	n	Marking details	AO1	AO2	AO3	Total	Maths	
(b)	i	<i>Line regulation …</i> input (supply) voltage changes. [1]	2			2		
		Load regulation output (load) current changes. [1]						
		or equivalents						
	ii	$V_{\rm O} = V_{\rm R} + V_{\rm Z} $ [1]	1			1	1	
	Ξ	Line regulation - The output voltage, V_{OUT} , depends on V_Z but not on V_R . When the supply voltage changes, V_Z remains constant, V_R changes but V_{OUT} stays the same.	2			2		
		Relationship between V_{OUT} , V_Z and V_R [1]Effect of power supply change on V_Z and V_R [1]						
	iv	When op-amp output is not saturated, both inputs sit at the same voltage, V _Z (7.5V) in this case, so voltage across $10k\Omega$ fixed resistor = 7.5V	1	2		3	2	
		or use of equation [1]						
		Minimum value of variable resistor = 0Ω , so V_{OUT} = 7.5V [1] Maximum value of variable resistor = $10k\Omega$, so V_{OUT} = 15V [1]						
		Question 5 total	10	9	0	19	8	

	Question		Mayking dataila			Marks a	vailable		
	luestic	n	Marking details		AO1	AO2	AO3	Total	Maths
6	(a)		Combinations C and E - one mark each	[2]	2			2	
	(b)	i	Use of min gate voltage AND current from table Maximum voltage across $R_1 = 24 - 1.2 = 22.8V$ To provide minimum gate current of 100mA, maximum resistance of $R_1 = 228\Omega$	[1] [1] [1]		3		3	2
		ii	At time = 2s: Thyristor is off (or switch S_1 is open) Switch S_2 is oopen - one mark each At time = 5s: Switch S_1 is pressed, thyristor turns on- one mark each At time = 10s: Switch S_2 is pressed, Reverse biasing the thyristor Or thyristor turns off - one mark each	[2]		6		6	6
	(C)	i	(or equivalents) X = diac It improves rise time of signal triggering the thyristor to reduc		2			2	
		ii	the turn-on time and power dissipated in the thyristor.ISignal appears across triac	[1] [1]		3		3	3
			II Between P and Q: Lamp is lit or triac is switched onIII Between Q and R :	[1]					
			Lamp is off or triac is switched off Question 6 total	[1]	4	12	0	16	11

	Question		Marking dataila			Mai	rks availa	ble	
Q	uestic	n	Marking details		AO1	AO2	AO3	Total	Maths
7	(a)		Reputing 3 signal 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	[2]		2		2	2
	(c)	i			4			4	
			All correct	[4]					
			Three correct - 3 marks						
			Two correct - 2 marks One correct - 1 mark						
	(d)	i	Outputs		2	1		3	
	(0)	I	serial input p q p q p q p q p q p q p q p q	[1] [1] [1]	Z			5	
		ii	A B C D		1	1		2	
			Reset 0 0 0 0 After one clock pulse 1 0 0 0						
			After one clock pulse100After two clock pulses110						
			After three clock pulses 1 1 1 0						
			After four clock pulses 1 1 1 1						
			All correct	[2]					
			Only one row correct - 1 mark						
			Question 7 total		7	4	0	11	2

	luesti	<u></u>	Marking dataila	Marks available				
	luesu	on	Marking details	AO1	AO2	AO3	Total	Maths
8	(a)	i	In a synchronous counter, all stages are clocked at the same time from the incoming clock pulse.[1]In an asynchronous counter, stages are clocked at different times by the output of the previous stage.[1](or equivalent)[1]	2			2	
		ii	Clock	1	2		3	3
	(b)		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			9	9	5
			$X = A.B$ One mark per expression[3] $Y = \overline{A}.B$ (allow ecf from truth table) $Z = A.\overline{B}$					
			Pulse generator Counter R Pulse generator Counter R Output X correct [1] Output Z correct [1] (allow ecf from Boolean expressions)					
			Question 8 total	3	2	9	14	8

	uesti	.	Marking dataila			Marks a	vailable		
G	uesti	on	Marking details		AO1	AO2	AO3	Total	Maths
9	(a)	i	Overall gain = 30 - (2 x 25) + 30 = 10dB	[1] [1]	1	1		2	1
		ii	Using P in dB = $10\log_{10}(P/2.5 \times 10^{-3})$ Output power P = $25mW$	[1] [1]	1	1		2	1
	(b)	i	X = core Y = cladding		2			2	
		ii	Refractive index of Y must be lower than that of X . Angle of incidence must be greater than critical angle at the interface. or equivalents	[1] [1]	2			2	
	(C)	i	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \end{array}\\ \end{array} \\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array} \\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array} \\ \begin{array}{c} \end{array}\\ \end{array}} \\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}$ \left(\begin{array}{c} \end{array}\\ \end{array} \left(\begin{array}{c} \end{array}\\ \end{array} \left(\begin{array}{c} \end{array}\\ \end{array} \left(\begin{array}{c} \end{array}\right) \\ \left(\end{array}) \\ \left(\begin{array}{c} \end{array}\right) \\ \left(\end{array}) \\ \left(\end{array} \\ \left(\end{array}) \\ \left(\end{array}) \\ \left(\end{array}	[2] [1] [1] [1]	2	3		5	3
		ii	Correct saturation voltage Correct switching thresholds Correct logic	[1] [1] [1]		3		3	3
			Question 9 total		8	8	0	16	8

ELECTRONICS A LEVEL - COMPONENT 2

Question	A01	AO2	AO3	TOTAL MARK	MATHS
1	4	9	0	13	8
2	9	8	0	17	2
3	5	7	8	20	10
4	3	11	0	14	11
5	10	9	0	19	8
6	4	12	0	16	11
7	7	4	0	11	2
8	3	2	9	14	8
9	8	8	0	16	8
TOTAL	53	70	17	140	68

SUMMARY OF MARKS ALLOCATED TO ASSESSMENT OBJECTIVES

A490U20-1 EDUQAS A LEVEL Electronics - Component 2 MS S19/DM