Surname	Centre Number	Candidate Number
First name(s)		2

GCE A LEVEL



A490U20-1



TUESDAY, 13 OCTOBER 2020 – MORNING

ELECTRONICS – A level component 2 Application of Electronics

2 hours 45 minutes

For Exa	For Examiner's use only				
Question	Maximum Mark	Mark Awarded			
1.	13				
2.	10				
3.	11				
4.	11				
5.	15				
6.	19				
7.	9				
8.	12				
9.	23				
10.	17				
Total	140				

ADDITIONAL MATERIALS

In addition to this examination paper, you will require a calculator and a **Data Booklet**.

INSTRUCTIONS TO CANDIDATES

Use black ink or black ball-point pen.

Answer all questions.

Write your name, centre number and candidate number in the spaces at the top of this page. Write your answers in the spaces provided in this booklet.

INFORMATION FOR CANDIDATES

The number of marks is given in brackets at the end of each question or part-question. The assessment of the quality of extended response (QER) will take place in question 3(b).



1. (a) The signals shown in the graphs are applied to the clock and data inputs of a rising-edge triggered D-type flip-flop. Initially, the D-type is reset.



Use the axes provided to draw the corresponding signals generated at the Q and \overline{Q} outputs. [2]

2

Examiner only (b) (i) Complete the circuit diagram to show how three of these D-type flip-flops are connected to create a 3-bit ripple (asynchronous) binary up-counter. Label clearly the outputs, C, B and A of the counter and the most-significant bit (MSB).

3



[1]

Examiner only

Turn over.

(A490U20-1)

counter?

(c) A 3-bit binary up-counter, with outputs C (MSB), B and A, is used to generate a lighting sequence for three LEDs, X, Y and Z. The circuit diagram is shown below.



Complete the truth table for the system to show the lighting sequence. Indicate clearly where the system resets.

Counter Outputs		Signals to LEDs			
С	В	А	X	Y	Z
0	0	0			
0	0	1			
0	1	0			

[4]

Examiner only (d) The diagram shows a set-reset latch based on two NAND gates.



The sequence of signals shown in the table is applied to inputs B and A. Complete the table to show the corresponding outputs, L and M.

Step	В	А	L	М
1	0	1		
2	1	0		
3	1	1		

[3]

Examiner only

2. A 3-bit sequence generator uses three D-type flip-flops. It counts down in Gray code from 111_2 and then repeats the sequence continuously.

0	Current stat	е		Next state	
С	В	А	D _C	D _B	D _A
1	1	1			
1	1	0			
1	0	0			
1	0	1			
0	0	1			
0	0	0			
0	1	0			
0	1	1			

The table shows the sequence of output states.

- (a) Complete the table.
- (b) Complete the following Boolean expressions for the inputs D_A, D_B and D_C in terms of outputs A, B and C.
 [4]

$$D_{C} = C.\overline{A} +$$

 $D_{B} = B.A +$
 $D_{A} =$

[1]

Examiner only

- 7
- Design the sequence generator. You should need to add only two extra logic gates. Complete the circuit diagram. (C)

[5]



Clock input o

© WJEC CBAC Ltd.

```
(A490U20-1)
```

A student designs a microcontroller-based system for a quiz game to indicate which of the two teams presses its answer button first, by lighting its LED and sounding its buzzer for 2 seconds.
The selected microcontroller has two 8-bit ports, known as Port A, and Port B.
Team X has:

a switch unit connected to Port A bit 0;
a buzzer connected to Port B bit 0;
a LED connected to Port B bit 1.

Team Y has:

3.

- a switch unit connected to Port A bit 1;
- a buzzer connected to Port B bit 2;
- a LED connected to Port B bit 3.

The switch units output logic 1 signals when the switches are pressed. The buzzers sound when they receive a logic 1 signal. The LEDs are lit when they receive a logic 1 signal.

(a) Complete the two lines of code needed to set up Port B.

[2]

Examiner only

movlw

(b) The main program starts at the label 'init'. It makes use of a subroutine called 'twosec' which creates a two second delay. The program is listed below:

119	init	clrf	PORTB	;reset
120	ready	btfsc	PORTA,0	;test team X switch
121		goto	winX	
122		btfsc	PORTA,1	;test team Y switch
123		goto	ready	
124		goto	winY	
125	winX	bsf	PORTB,0	;switch LED and buzzer on
126		goto	twosec	
127		goto	ready	
128	winY	bsf	PORTB,3	;switch LED and buzzer on
129		goto	twosec	
130		goto	ready	

Evaluate the program to see if it meets the requirements given opposite. Suggest improvements if necessary.	[6 QER]
	••••••

miner nly

(c) Add three lines of code to the program below so that the teams cannot indicate an answer until the referee has pressed a switch, connected to Port A, bit 3. [3]



Examiner

BLANK PAGE

4. (a) A resistor-capacitor network is used in the time-delay circuit shown in the following diagram. The capacitor is initially discharged.

Examiner only



Examiner only

[3]

- (b) (i) Complete the following circuit diagram for a 555 monostable circuit by adding:
 a resistor-capacitor network, consisting of a 100 kΩ resistor and a 47 μF capacitor;
 - all connections needed.



(ii) When the switch is pressed, the $47 \,\mu\text{F}$ capacitor starts to charge up, heading for 9V. How long does it take to charge from 0V to 6V? [2]

A490U201 13

11

© WJEC CBAC Ltd.

5. *(a)* In digital communications systems used to transmit audio signals, the analogue signal is used to modulate a pulse train. This can be done in a number of ways including pulse-width modulation (PWM) and pulse-position modulation (PPM).

Use the axes below to show the result of modulating the pulse train with the analogue signal using these techniques. The initial pulse timings are shown as dotted lines. [4]

Examiner only



(b) In some systems, the audio signal is digitised after first converting it into a pulse-amplitude modulated (PAM) signal.





Examiner

[2]

Turn over.

Ti sc	ime-division multiplexing (TDM) can be used to transmit digital signals from several ources along a single communications link.	Examiner only
He	ere is a description of one such system.	
Tł 20 us	he system combines a number of audio signals, each with frequencies in the range 0 Hz to $4 \mathrm{kHz}$ and input voltages in the range of 0 to $5 \mathrm{V}$, onto one communications link, sing TDM.	
lt Ea Th	uses a sampling gate frequency of 10 kHz for all audio signals. ach signal is converted to a 10-bit binary value. he PISO clock rate for the system is 1.45 MHz.	
((i) Why is a sampling frequency of 10 kHz suitable for this system? [2]	
·····		
	ii) What problem could arise if a lower sampling frequency were used? [1]	
 (ii	ii) Calculate the resolution of this system. [2]	
·····		
(iv	 v) Calculate the number of these separate audio signals that can be combined in this way on this link. [4] 	
•••••		

BLANK PAGE

6. In a pulse-code modulation (PCM) system, the analogue signal is digitised and transmitted via an optical fibre to a remote receiver.
(a) As the signal travels along the optical fibre, it is affected by *dispersion*.
Describe one cause of dispersion and explain why this causes problems in the communication system.
[2]
(b) At the receiver, a Schmitt trigger is used to regenerate the original digital signal. Describe two signal defects that are addressed by regeneration.

(c) The Schmitt trigger shown in the following diagram is used to regenerate a signal. The output of the op-amp saturates at +10 V and -10 V.

19



(i) Calculate the switching thresholds for this Schmitt trigger. [4]

Examiner only



Use the axes provided to draw a graph of the output signal waveform corresponding to the input signal given. [4] (ii)

Examiner only

Examiner only

(d) (i) The output of the Schmitt trigger is a serial stream of binary digits, representing the original analogue signal. They are assembled into four-bit data words by a SIPO shift register.

Design the shift register based on D-type flip-flops.

The sub-system should include a reset that clears the contents of the shift register. [4]

(A490U20-1)

Examiner only The shift register is reset at the time shown. Complete the timing diagram for the shift register outputs, Q_A , Q_B , Q_C and Q_D . [3] 1 Data input Time 0 1 Clock Time 0 1 Q_A 0 - Time 1 Q_B Time 0 1 $Q_{\rm C}$

Time

Time

0 1

 Q_D

0

Reset

19

22

(ii)

BLANK PAGE

Turn over.



Examiner Use the axes provided below to show the effect of the smoothing capacitor on the output voltage of the circuit. [1] (iv) Voltage/V 20-10 0 Time -10 -20 Calculate the size of the ripple voltage when the current through the load is 50 mA. (v) [2]

9

only

8. (a) The diagram shows the circuit for a simple voltage regulator, using a 10 V zener diode. The zener diode requires a minimum of 10 mA to maintain the zener voltage.

Examiner only



What is the maximum value of output current, I_{OUT}, that can be supplied before the output voltage, V_{OUT}, starts to fall? [3]

(ii) Calculate the minimum power ratings for the 20Ω resistor and the zener diode. [4]

(b) A DC power supply has the Thevenin equivalent circuit shown below.

 ^{3Ω}
 ^{3Ω}
 ^{15V}
 ^V_{OUT}

 Calculate:

 (i) the output current when the output terminals are short-circuited;
 (ii) the load resistance that produces an output voltage, V_{OUT}, of 10 V.
 (ii) the load resistance that produces an output voltage, V_{OUT}, of 10 V.

Turn over.

(A490U20-1)



The	pre-amplifier circuit diagram is shown below:	Examiner only
	$ \begin{array}{c} 470 \text{ k}\Omega \\ \text{Input} \\ \\ X \\ 10 \text{ k}\Omega \\ 0 \text{ V} \\ \end{array} $	
The	output of the op-amp saturates at +12 V.	
(i)	Why is a non-inverting voltage amplifier preferred to an inverting voltage amplifier for this application? [1]	
(ii)	An AC signal with amplitude of 0.17 V is applied to the input. What is the amplitude of the output signal? [2]	
 (iii)	What is the voltage at point X at the instant when the input is +0.12V? [1]	



-2 -4 -6 -8



23

(A490U20-1)

|Examiner State one advantage of using a thyristor instead of an electromagnetic relay to switch a (a) DC current. [1] Complete the circuit diagram for a thyristor heater control, triggered by a push-(b) (i) switch S_1 and a resistor. [2] +24 V ∽ Heater 0V∽ The table shows data for the thyristor used in the heater control circuit. (ii) Value **Parameter**

32

10.

only

[2]

Peak gate current	2A
Minimum gate current	5mA
Peak gate voltage	5V
Minimum gate voltage	0.8V
Holding current	12 m A
Maximum forward leakage current	0.5mA
	·

Use the data to calculate the maximum resistance of the resistor.

What is the minimum heater current needed to keep this thyristor in conduction, (iii) once triggered? [1]

Modify the circuit diagram above to show how a second switch and additional (iv) components can be used to allow the heater to be switched off using capacitor commutation. [3]

(c) A triac can use phase control to adjust the heat output of a heater.



(i) The variable resistor is set to create a phase shift of 45° between V_C and V_S. The graph shows the 50 Hz AC supply waveform, V_S. Add the waveform of V_C to show this phase shift.



(ii) The circuit uses a 1μ F capacitor. What is the resistance of the variable resistor needed to create the 45° phase shift? [2]

Examiner only

[3]



END OF PAPER

BLANK PAGE